
IDT / ICS LVDS PCI EXPRESS CLOCK SYNTHESIZER
8
ICS844204BK-245 REV. A JULY 9, 2007
ICS844204-245
CRYSTAL-TO-LVDS PCI EXPRESS CLOCK SYNTHESIZER W/SPREAD SPECTRUM
PRELIMINARY
3.3V LVDS DRIVER TERMINATION
A general LVDS interface is shown in Figure 5. In a 100
Ω
differential transmission line environment, LVDS drivers require
a matched load termination of 100
Ω across near the receiver
FIGURE 5. TYPICAL LVDS DRIVER TERMINATION
input. For a multiple LVDS outputs buffer, if only partial outputs
are used, it is recommended to terminate the un-used outputs.
R1
100
3.3V
100 Ohm Differential Transmission Line
3.3V
+
-
LVDS